This paper presents a time-domain method for estimating the jitter in ring oscillators that is due to power supply noise. The method is used to analyze and compare the RMS cycle-to-cycle jitter of ring oscillators constructed from three possible delay elements: a CMOS digital inverter, a differential pair, and a current steering logic (CSL) inverter. Spice simulations verify the analysis method, and the results indicate that both the differential pair and CSL inverter provide superior supply noise immunity to the CMOS digital inverter.
INTRODUCTION
Ring-based voltage-controlled oscillators (VCO) are well-suited for integration since they require no external components. While their intrinsic phase noise is relatively high compared to that of harmonic or LC oscillators, the dominant noise source is often actually due to the power supply. Such noise typically appears as steps or impulses on the power supply of the oscillator, and it affects both the frequency and phase of the VCO, causing cycle-to-cycle jitter.
Since jitter is a time-domain characteristic, we will use the linear, time-invariant, time-domain oscillator model [l], shown in Figure 1 for a 3-stage ring oscillator, in our analysis ofjitter due to supply noise.
In Figure 1 , each element in the ring oscillator is modeled as a cascade of an integrator and a Schmitt trigger block. The output waveforms of the proposed, three-stage ring oscillator are shown in Figure 2 . Each inverting stage in the ring contributes a tiae delay to.the total period of oscillation. The delays contributed by the i-th stage, T" and'r,.are measured from the time the output begins switching to the time, tSp. when it reaches the switching threshold voltage (Vsp) of the input to the next stage, respectively. As can be seen in Figure 2 , any perturbation voltage on the output of the integrator waveforms alters the time taken to reach the switching threshold. This timing error passes to the other stages in the oscillator ring and contributes to the total output jitter. As shown in [2] , an RMS noise voltage vRhlS(t.), at the time of the threshold crossing, causes timing jitter which is proportional to the voltage error divided by the rising slope (SJ or falling slope (Sa) of the output waveform. Thus the RMS cycle-to-cycle jitter for an N-stage ring oscillator can be expressed as [I] :
To determine the effect of supply noise on the oscillator, the following relation can be used to estimate the change of period due to a small variation in the supply voltage:
From Equation 3, we see that jitter is essentially dictated by two characteristics of the delay element: the power supply rejection ratio (PSRR), represented by the numerator, and the maximum slope at the switching-point of each delay element, represented by the denominator. In the next two sections, we will derive analytic expressions for these two characteristics for the three dclay clement types shown in Figure 3 : a s!andard CMOS digital inverier, the differential-pair, and the current steering logic (CSI.) inverter [3]. M for the CSL inverter refers to the relative aspect ratio between the input common-source stage device and the diode-connected load device.
-r c CMOS Digital Differential-Pair CSL Inverter Inverter Figures 4(a-c) show the small-signal models for the three delay element types. These models are extracted at the switching point of the circuits, the point at which oscillators are most sensitive to power supply-induced timing jitter [4] . For the small-signal models, R,, represents the equivalent output impedance of the cascode current source, and Cp represents the parasitic capacitance, referenced to VDD, at the output node. This capacitance is the sum of stray drain-bulk and drain-gate capacitances from the cascode transistor of the PMOS current source. 
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Analytical and Simulation Results
Having derived analytic expressions for both the PSRR and the rising and falling slopes for each delay element type, we can now estimate the frequency sensitivity to power supply noise using Equation 3. Assuming the supply voltage is modulated by a sinusoid, AVllll= V,,.cos(u!J), the oscillator period deviations, AT, can be derived for all three delay elements. Subsequently, the autocorrelation functions for the oscillator period deviations, AT, with respect tot can be obtained using the following relation:
Cn(7)=E[AT(t+r).AT(t)]
Subsequently, it has been proven in [6] that the mean square cycle-to-cycle jitter d is equal to:
Thus, from Equations I and 8, the RMS cycle-to-cycle jitter due to power supply noise can be estimated for all three types of oscillator rings. Figure 6 shows the output spectrum and measured RMS cycle-to-cycle jitter for a 5-stage ring oscillator implemented utilizing each of the three delay element types. All of the oscillator rings were tuned to have a center frequency of 129MHz. The 1.8V supply was modulated with a 10% sinusoid at frequencies of IOMHz, 88MHz, 129MHz and 188MHz. Figure 6 shows the output spectrum for the IOMHz case, in which the tone introduced by the power supply noise is modulated by the spectrum of the oscillator ring itself. introducing distortion and timing jitter in the output spectrum. . In addition, simulation results also verified the relation between timing jitter and the spectral makeup of injected supply and substrate noise relative to the oscillator frequency, as predicted by Equations 9-1 I Figure 7 illustrates how the final analytic expressions in Table 3 can be used to predict the sensitivity of the ring oscillator to the frequency spectrum of the supply noise. This is critical in understanding what hands of power-supply and substrate noise should he isolated from oscillator rings to achieve low jitter performance. Figure 7 predicts that both the CSL inverter and differential-pair based 'ring oscillators exhibit excellent lowfrequency power rejection far superior to the digital inverter based oscillator due to the high PSRR of both cascoded delay elkmCnts at low-frequencies. However, at higher frequencies, the reduced PSRR of both the differential and the CSL oscillator rings cause both of their predicted RMS, cycle-cycle jitter transfer-functions to increase significantly. Furthermore, Equations 9 to 11 predict that all three oscillator rings should exhibit nulls in their jitter transfer-functions at the harmonics of the oscillator ring center-frequency, (i.e., for fm=/;,,2.f,, ,3-f0, erc.); indeed, the simulation results in Table 4 
+M.I,,+C,-dV0 (A-)) 2 dt It can also be shown that the switching point (Vsp) for a CSL inverter biased with a tail currcnt of ICs is: 
Conclusions
Similarly, to calculate the rising slope of the CSL inverter, it is now assumed a negative input step voltage is applied to the CSL inverter. At the switching threshold, Vu=Vsp and only MNO is on and operating in the active region. provided by the switching transistor MNI, which is on for falling
